The human brain is a complex integrated spatiotemporal system, where space (which neuron fires) and time (when a neuron fires) both carry information to be processed by cognitive functions. To parallel the energy efficiency and computing functionality of the brain, methodologies operating over both the space and time domains are thus essential. Implementing spatiotemporal functions within nanoscale devices capable of synaptic plasticity would contribute a significant step toward constructing a large-scale neuromorphic system that emulates the computing and energy performances of the human brain. We present a neuromorphic approach to brain-like spatiotemporal computing using resistive switching synapses. To process the spatiotemporal spike pattern, time-coded spikes are reshaped into exponentially decaying signals that are fed to a McCulloch-Pitts neuron. Recognition of spike sequences is demonstrated after supervised training of a multiple-neuron network with resistive switching synapses. Finally, we show that, due to the sensitivity to precise spike timing, the spatiotemporal neural network is able to mimic the sound azimuth detection of the human brain.
INTRODUCTION
The human brain outperforms most of the existing artificial neural networks (ANNs) in terms of energy-efficient and error-tolerant computing (1, 2) . One of the main differences between ANNs and the human brain is the representation of information (3, 4) : While most ANNs represent input/output data as real-valued vectors, the human brain encodes information via binary spikes. Biological neurons follow an all-or-none rule, where a neuron emits a unanimous action potential, or spike, when the stimulus is large enough; otherwise it keeps silent (5, 6) . Spiking neural networks (SNNs) (7, 8) were introduced to emulate the style of information processing in the human brain, although the representation methodology, that is, how the sensory information is coded by neuron spikes, is still under debate (9, 10) . In rate coding (fig. S1A) (11) , the intensity of an external stimulus is represented by the spiking rate. However, information is carried by a train of spikes, thus resulting in relatively low information density and low energy efficiency. Recent biological studies provide evidence for spatiotemporal coding (12, 13) , where information is represented by the spatial and temporal occurrences of the spikes. The neuron representing the strongest stimulus spikes first, followed by spikes of neurons representing lower-intensity stimuli ( fig. S1B) (14) . This spatiotemporal coding enables a high density of information with relatively few neurons and spikes, hence with high energy/area efficiency (9, 15) .
To emulate the high synaptic density and the energy efficiency of biological neural networks, nanoscale resistive switching devices (16, 17) , such as resistive random access memory (RRAM) and the phase change memory, were introduced. These devices are twoterminal nanoscale devices that can change their resistive switching in response to external stimuli, similar to the plasticity mechanism in biological synapses. Recently, a close resemblance with biological synaptic and neuronal behaviors was reported by adopting volatile RRAM devices (18) (19) (20) . Because of the good scaling ability and compatibility with the silicon-based technology of today's microelectronic systems, resistive switching devices might enable the construction of large-scale neural networks with complexity comparable to the human brain (21, 22) . There has been a hardware demonstration of both conventional ANNs with real-valued neuronal signals (23, 24) , directly implementing matrix-vector multiplication by cross-point arrays (25) (26) (27) (28) , and SNNs where the information is carried by spiking signals (21) . However, the spike representation relied on a simple spatial coding, that is, neurons spike synchronously to form a spatial-only pattern (21, (29) (30) (31) (32) . SNNs capable of spatiotemporal computing with RRAM synapses would greatly improve the energy and information efficiency of neuromorphic hardware, thus accelerating the progress toward human-like cognitive computing. Figure 1A illustrates an elementary biological neural system with three presynaptic neurons (PREs) connected to a postsynaptic neuron (POST) via synapses between PRE axons and POST dendrites. When a PRE emits a spike, the action potential is conveyed through its axon to the synapse. PREs spiking at various times form a spatiotemporal spiking pattern. Each synaptic weight dictates the amount of the action potential that is imparted to the POST upon PRE spiking. The biological synapse, where the amount of neurotransmitter controls the synaptic weight, can be emulated by a RRAM device ( Fig. 1B) , where the conductance between the top electrode (TE) and the bottom electrode (BE) is controlled by the defect distribution within a dielectric layer, such as hafnium oxide (HfO 2 ) (21, 33) .
RESULTS

RRAM synapses and network structure
The basic properties of a RRAM synapse are shown in Fig. 1C . The synapse can switch from a high-resistance state (HRS) to a lowresistance state (LRS), also called set process, for a positive voltage applied to the TE. This is due to the migration of positively ionized defects such as oxygen vacancies and the consequent formation of a conductive filament connecting the two electrodes. With the application of a negative voltage, the migration-induced disconnection of the conductive filament results in a reset process, namely, the switching from LRS to HRS. Note that the LRS conductance is determined by the final size of the conductive filament, which in turn depends on the compliance current I C , that is, the maximum current that can be supplied to the RRAM device during the set transition (34) . As I C increases, the size of the conductive filament formed during the set transition increases, thus resulting in an increased synaptic weight of the RRAM.
To enable time-dependent control of the synaptic weight, we connected the RRAM in series with a field-effect transistor (FET) in the synaptic circuit of Fig. 1D . The one-transistor/one-resistor (1T1R) synapse is controlled by the PRE via the FET gate terminal and conveys the synaptic current I syn to the POST via the FET source terminal (21) . The axon terminal in the PRE circuit ( fig. S2B ) shapes the PRE spike into an exponentially decaying pulse V axon controlling the gate, hence the FET current. As a result, the time delay between the PRE spike V axon and the POST spike V TE applied to the TE results in a time-dependent set transition or synaptic potentiation of the RRAM device, which forms the basis of the spatiotemporal processing by the RRAM synapse (35) . The axon signal resembles the shape of the action potential. To represent the binary nature of the input spikes and the purpose of using the action potential-like axon signal as the temporal messenger, we use separated symbols for PRE (soma) and axon in our circuit ( Fig. 1D ), although they cannot be distinguished in biology.
Inference and training algorithm
First, we consider a simple 3 × 1 neural network in Fig. 2A , consisting of three PREs connected to a single POST via three RRAM synapses and the corresponding spatiotemporal recognition depicted in Fig. 2B . Let us assume that three spikes with spatiotemporal coding are emitted by the three PREs with sequence 1-2-3 and that the synaptic weights are in decreasing order from synapse #3 to synapse #1. In this case, there is a positive time/amplitude correlation of current spikes received by the POST, where later spikes have larger amplitudes. This is further shown in Fig. 2C , reporting the calculated spatiotemporal-coded PRE spikes (top), the resulting axon potentials (center), and the POST internal voltage V int , which is proportional to the summation of the synaptic currents, namely, V int = R n I syn (bottom), where R n is the resistance of the transimpedance amplifier (TIA) within the POST circuit ( fig. S2A ). Note that the individual synaptic currents are physically summed by Kirchhoff's law at the input terminal of the POST, which thus behaves as a summing McCulloch-Pitts neuron (36) . In this way, the leaky behavior of the POST V int directly arises from the exponential shape of the axon potential, with no need for a leaky integrate-and-fire structure of the POST. In the case of positive correlation between spike times and synaptic weight (increasing weight with increasing time), V int is relatively large, thus able to overcome the threshold V th . Negative correlation between spike time and synaptic weight, namely, spikes arriving later being processed by weaker synapses, however, results in relatively low V int (cannot reach V th ; Fig. 2D ). The value and order of the synaptic weights thus enable selective sensitivity to a particular sequence (1-2-3 in , that is, the ability to recognize spatiotemporal patterns by the network.
To recognize a specific spatiotemporal pattern, the network must be instructed so that synaptic weights show positive correlation with the "true" sequence as in Fig. 2C . To this purpose, weights are updated by the Widrow-Hoff (WH) learning rule (37) (38) (39) . According to the WH rule (see Materials and Methods and the figs. S4A and S5), after collecting each spike in the sequence, the POST compares its output signal with the teacher signal, which labels the spiking pattern as true. The comparison can lead to three cases: If both the POST and the teacher spikes are present, the true pattern has been correctly detected (true fire), thus requiring no further weight update. If the POST spike is present without any teacher spike, a false pattern has been erroneously detected (false fire), thus requiring depression of the synaptic weights. The synapses are depressed by applying a negative update spike with amplitude V TE− < 0 ( Fig. 1D) , thus leading to a reset transition. Finally, if the POST spike is not present while the teacher is, the true pattern has been erroneously missed (false silence), thus requiring potentiation of the synaptic weights to achieve positive correlation with the spike sequence. This is achieved by the application of a positive update spike with amplitude V TE+ > 0 to the synapse, which results in a set transition or potentiation of the synaptic weights. A short delay t = t PRE − t POST between the PRE spike and the POST spike leads to strong potentiation, while a long t leads to a weak potentiation ( Fig. 3A) . Note that this corresponds to a spike timing-dependent plasticity (STDP) relating spike timing with strength of the potentiation (37, 40) . As a result of STDP, synaptic weights are automatically potentiated to gain a positive correlation with the sequence.
The time-dependent potentiation and depression were characterized for HfO 2 -based RRAM synapses with 1T1R structure. Figure 3B summarizes the STDP characteristics, namely, the ratio G/G 0 between the final and initial synaptic conductance, as a function of the time delay t (more data and measurement details can be seen in the Supplementary Materials).
Learning and recognition of spike sequences
To demonstrate spatiotemporal sequence learning, we adopted a neural network with 16 PREs in the first layer, fully connected to a second layer of one POST via 16 RRAM synapses ( Fig. 4A and fig. S4 ). All components were assembled on a printed circuit board (PCB), where an Arduino Due microcontroller (C) served as supervisor to generate input and teacher spikes for the supervised training and the subsequent testing of pattern recognition (fig. S4 ). The 16 PREs received spatiotemporal-coded patterns in groups of four spikes for each training cycle, each pattern being labeled as true/false by the supervisor. Within each pattern, spikes were separated by a 1-ms time interval, while a pause of 50 ms was used to distinguish subsequent patterns and to allow recovery of the rest state in the axon potential V axon and the internal potential V int . False patterns (for example, cycle 1 and n in Fig. 4A ) and the true pattern (for example, cycle i in Fig. 4A ) were submitted sequentially and randomly. For each spatiotemporal pattern, the teacher signal was submitted immediately after the last spike of the true pattern (in case of false silence) or the false pattern (in case of false fire; see figs. S5 and S6). We chose the spike sequence 1-4-9-16, corresponding to the 1st, 4th, 9th, and 16th PREs sequentially spiking, as the true spatiotemporal pattern. Figure 4 (B to D) shows the details of the training process, including the measured internal potential V int (Fig. 4B) , the indication of true fire, false fire, and false silence events (Fig. 4C) , and the synaptic weights evolution (Fig. 4D) . The teacher signal, serving as the label to mark the presentation of the true pattern, is also shown in Fig. 4B . All synaptic weights were initially prepared in random states between HRS and LRS. Convergence of the training algorithm was confirmed by successful training for different initial synaptic weights (figs. S7 and S8). From the comparison between Fig. 4C and Fig. 4D , it appears that false silence events lead to potentiation of true-pattern synapses, while false fire events result in depression of false-pattern synapses. As a result, the weights of synapses #1, #4, #9, and #16 in Fig. 4D are potentiated to LRS, while all other weights are left in HRS after training (see fig. S6 ). Weights of the synapses #1, #4, #9, and #16 show decreasing values from #16 to #1 as a result of the time-dependent potentiation.
After training, we tested spatiotemporal pattern recognition by applying all possible four neuron sequences and collecting V int (Fig. 5A ). As expected, the true pattern 1-4-9-16 shows the maximum V int , as a result of the synaptic weights showing positive correlation with the spike time after training. Patterns similar to the true one, for example, the permutations of the true pattern (for example, 9-1-16-4), or patterns sharing only a fraction of the true pattern (for example, 6-4-16-9), show slightly lower V int , thus demonstrating some level of error tolerance of the SNN. Other false patterns instead show decreasingly low V int . To further clarify the details of the recognition process, Fig. 5B shows the measured real-time evolution of V int in response to the submission of the true pattern collected from an oscilloscope: The internal potential increases spike after spike, eventually overcoming V th and inducing a POST fire in response to the true pattern. On the other hand, submission of a false pattern, such as 16-7-4-1, although similar to the true pattern, cannot induce fire in Fig. 5C . Circuit simulations of our SNN are also reported in Fig. 5 (B and C) , showing accurate agreement with the oscilloscope measurements. The staircase shape of V int resembles the excitatory postsynaptic potential (EPSP) observed in a biological neural system (5, 41, 42) , thus highlighting the analogy of our spatiotemporal sensitive network to biological networks in the human brain.
Note that V int in Fig. 5A provides a figure of merit for the similarity between a generic test sequence and a true sequence, which can be generalized to any type of sequence. For instance, a SNN with 26 PREs, each representing a letter, can check spelling errors in words. Figure S9 shows simulation results of supervised training of the word "word" and its subsequent recognition against competing sequences. The internal potential V int was compared to the Damerau-Levenshtein (DL) distance (43) , which is used for spell checking in speech recognition, DNA analysis, and other applications. Results show that V int is more accurate and faster than the DL distance, which requires many steps for comparing each element of the sequences within at least two programming loops (44) , thus supporting the applicability of our spatiotemporal network for checking spell and other sequences.
Sound localization by precise timing detection
The similarity of our spatiotemporal SNN to the biological neural system can be further illustrated by its ability to detect the precise spike timing interval, which mimics the detection of the sound location by the brain (45) . As depicted in Fig. 6A , the brain detects sound location by the interaural time difference (ITD) = t L − t R , where t L and t R are the times of the sound arriving at the left and right ears, respectively. The ITD, which is typically in the range of −0.6 to 0.6 ms, is the most important clue for sound azimuth location and can be processed by the brain in real time. The proposed resistive synaptic network consists of a fully connected network of two PREs, corresponding to sensors in each ear, and two POSTs, with the corresponding 2 × 2 RRAM synapses (Fig. 6B ). The synaptic weight matrix is diagonal, so that one POST fires in response to the left/right pattern, while the other one fires in response to the opposite sequence. As a result, the difference between the internal potentials V int of the two POSTs provides an indication of the sound azimuth, that is, the sound direction angle. For instance, a typical audio signal for the left and right ears (Fig. 6C ) triggers the spikes of the corresponding left and right PRE neurons, which respond to the first detected wave front and dispatch the spatiotemporal spiking pattern to the network. The corresponding evolution of V int for the two POSTs and their difference V int = V int1 − V int2 between POST1 and POST2 at the time of the second PRE spike (Fig. 6E ) thus indicate the azimuth of the sound signal. The positive V int is due to the sound reaching the right ear first, revealing that the origin of the sound was from the right side of the receiver. Figure 6F shows the V int as a function of the ITD, hence the sound azimuth, which can thus be evaluated by the value of V int . The dependence of V int on the sound azimuth shows the capability of the constructed spatiotemporal neural network to convert external analog stimuli into inner-brain (or inner-network) representation via spatiotemporal coding.
DISCUSSION
The SNN is considered to be the third generation of neural networks (7) , following the first generation based on McCulloch-Pitts neurons (36) and the second generation relying on neural activation functions and gradient descent (for example, error backpropagation) as the core of the learning algorithm (46) . The computational capability of the SNN is improved thanks to the brain-inspired spatiotemporal representation of spiking neurons containing multiple information, such as the timing of a specific sensory input and its relationship with other events. Previous works on RRAM-based SNNs showed learning and recognition of spatial-only patterns with no specific temporal information, which strongly reduces the capability of the SNN (21, 29) . For instance, a spiking pattern of 16 PREs and only 4 PREs spiking can result in 1820 possible spatial-only patterns, while the number of possible spatiotemporal patterns with a constant spike timing interval is 43,680, that is, 24 times higher. For the case of sound origin detection, only two PREs are needed to represent all possible azimuth angles. On the other hand, rate-based coding, which is extensively embraced in RRAM SNNs (47, 48) and complementary metal-oxide semiconductor (CMOS) neuromorphic computing (49) , has been questioned by many experimental observations in neuroscience (14) ; for instance, in the human brain visual cortex, the ability of visual pattern classification is about 100 ms, which would be too short to carry sufficient rate-based information given the low spiking rate of neurons of about 10 Hz (50) . Spatiotemporal coding strongly reduces the number of spikes (hence, amount of energy) needed to represent a given analog information, compared to rate-based coding.
In summary, a RRAM-based synaptic neuromorphic network is proposed to learn and recognize spatiotemporal patterns, including spike sequences and spike groups (for example, pairs) where the spike timing carries information. The time difference of spikes among different neurons provides spatiotemporal coding with high sparsity and high information capacity. Our experiments demonstrate that the RRAM-based SNN, combined with suitable neuron circuit and operation scheme, is capable of learning spatiotemporal patterns via STDP, followed by recognition, thanks to suitably potentiated/depressed synapses. The results provide one step forward toward biorealistic computing machines capable of paralleling the energy efficiency and computing functionality of the brain.
MATERIALS AND METHODS
RRAM synapses
The RRAM devices (33) used in this study consist of a 10-nm-thick switching layer of Si-doped HfO x deposited by atomic layer deposition on a confined TiN BE with 50-nm diameter. After deposition of the reactive Ti TE on the HfO x dielectric layer, partial Ti oxidation led to depletion of oxygen from the HfO x layer and forming of an interfacial oxygen exchange layer (OEL). The OEL was functional in increasing the concentration of oxygen vacancies in HfO x , thus enhancing the leakage current in the pristine state and reducing the forming voltage. A forming operation was conducted by the application of a pulse of 3-V amplitude and 100-ms pulse width to initiate the conductive filament creation before any other operations and characteristics. The RRAM was connected via the bottom TiN electrode to a FET, which was integrated in the front-end of the same silicon chip by conventional CMOS process. The resulting 1T1R structure was controlled during forming, set, and reset processes by applying pulses to the TE and gate contacts, with grounded source contact. The conduction and switching characteristics of the RRAM (Fig. 1C) were collected by an HP4155B semiconductor parameter analyzer connected to the experimental device within a conventional probe station for electrical characterization.
Spiking neural network
In the network, each PRE represents a neuron cell and its axon terminal. Each axon terminal was connected to the gate terminal of a 1T1R synapse. All synaptic TEs were controlled by a CMOS circuit providing a constant bias V read = −0.3 V to induce the synaptic current I syn in response to an axon spike (21) . All source terminals were connected to the POST input (23, 35, 36) , consisting of a TIA to convert the summed synaptic currents I syn into the internal potential V int . The latter was compared with the threshold voltage V th to induce fire for V int > V th . During supervised training, a teacher spike was applied to the TE to induce potentiation or depression. The voltage of the TEs was switched from V read to a pulse of positive voltage V TE+ after false silence, or negative voltage V TE− after false fire, to induce time-dependent potentiation or depression, respectively.
Training and test control system
The synaptic network was connected to an Arduino Due C on a PCB for the training and testing of the synaptic network. To operate the network, the PRE spike sequence was first stored in the internal memory of the C, and then the sequence was launched while monitoring the synaptic weights G and internal potential V int at each cycle. The spike and fire potential and input currents were also monitored by a LeCroy WaveRunner oscilloscope with 600-MHz bandwidth and maximum 4 G sample/s sampling rate. Note that the C is only necessary in providing spiking information (including the teacher signal) during the training and test stage, whereas all learning processes, that is, the adjustment of synaptic, were all achieved by the network of hybrid CMOS-neurons/resistive switching synapses in real time. For best accuracy in our PCB system, we adopted an axon potential decay constant  = 8 ms, that is, longer than the biological action potential of about 1 ms. To match with the biological timescale ( = 0.5 ms), the experimental timescale in Fig. 6 (C to F) was scaled down by a factor of 16. The time delay between the synaptic current detection and the update spike for the TE of the 1T1R synapse is about 12 s to enable in situ learning.
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